ZHEN XU

East Campus, University of Science and Technology of China, No.96, JinZhai Road, Hefei, Anhui, 230026,

P.R.China.

Education

University of Science and Technology of China	Sep. $2020 - Press$
Bachelor of Engineering in Electrical Engineering	Hefei, An
GPA : 3.42/4.3(85/100) Ranking : 25/76	
Honors: Scholarship for Elite Class, Awarded to students a	lmitted to the Elite Class
Relevant Coursework	
Design of Analog Integrated Circuits	Linear Electronic Circuits
• Digital Integrated Circuits Design	• Nonlinear Electronic Circuits
• The Practice of Chip Design	• Digital Logic Circuits
• Electromagnetic Field and Wave	• Materials and physics of semiconductors
Academic Activities	
 Design and Implementation of Integer Square Root Designed an Integer Square Root circuit and its testber Conducted code simulation and netlist simulation using Conducted logic synthesis and equivalence checking using Completed physical design of the chip using Cadence Integer Statement 	nch using Verilog HDL. g Cadence Incisive. ng Cadence Genus.
 Unit Gain Bandwidth of approximately 80MHz, a Pha Output Swing greater than 0.6V, an output DC level of Used this Operational Amplifier to design a Voltage For characteristics within the range of 450mV to 1.8V (with the range of 450mV to 1.8V) (with the range of 450mV to 1.8V) (with the range of 450mV to 1.8V) (with the range of 450mV) (with the range of 450mV)	cuits CadenceJune 20applifier that meets the following specifications: a Gain of $90dB$, use Margin greater than 50° , a Slew Rate greater than $25V/\mu s$, approximately $1V$, and a power consumption of less than $1mW$ llower, which has a Bandwidth of $90MHz$ and good tracking h a supply voltage of $1.8V$ and an allowable error of $10\mu V$).Amplifier with a Gain of -10 , featuring excellent low-frequency
Research Experience	
Integrated Nanoelectronics and X-Computing L Research Intern	ab, USTC March 2023 – August 20 Hefei, An
• Conducted extensive research on two-dimensional semi properties of MoS_2 , and enhancing its interface proper	conductor devices, focusing particularly on the manufacture and ties using $hexagonal BN$.
• Participated in hands-on production activities for trans and more, to assess the properties of 2D semiconductor	sistor devices, including scribing, lithography, lift-off, ALD, CVI • devices.
Power and Mixed-signal IC Lab, USTC	September $2024 - Press$

- Designed a current-mode Bandgap Reference using the TSMC 180nm process. Chopping and Dynamic Element Matching (DEM) techniques were used to mitigate operational amplifier offset and mismatches in PMOS current mirrors, respectively. Trimming was utilized to reduce PTAT errors. A Low Dropout regulator (LDO) was integrated to enhance the Power Supply Rejection Ratio (PSRR) of the Bandgap circuit, and curvature compensation technology was applied to significantly reduce the Temperature Coefficient (TC).
- The Bandgap Reference achieved an output voltage of 2.5V, with a supply voltage range of 3.3V to 5V. It demonstrated a Power Supply Rejection Ratio (PSRR) of -132dB, a Line Regulation (LR) of 55.6ppm/V, a Temperature Coefficient (TC) of 2.44ppm/°C over -40° C to 125°C, and a startup time of 7.5ms. The variation coefficient σ/μ of the output voltage was 0.52%, with a Current Consumption of $141\mu A$.

Skills

Languages: Chinese(native), English(TOEFL 106, GRE 323+3.5) **Programming Languages:** Verilog HDL, C, LaTeX, MATLAB Developer Tools: Cadence, Quartus, VS Code, MATLAB

Interests

Long-distance Running: Running long distances 4 to 5 times a week has become a habit that helps me stay focus at work. Frontend Development: I created my personal homepage and developed a guide website for studying abroad.